QEMU 5.1 Bringing Many CPU Improvements From Loongson To RISC-V To s390
QEMU 5.1-rc0 is available as the first step towards this next feature release of this important component to the Linux virtualization stack.
The QEMU 5.1-rc0 release marks the hard feature freeze for this next release. Weekly release candidates will continue until QEMU 5.1 is ready to ship around the middle of August. Among the many changes coming with QEMU 5.1 are:
- Support for the ARMv8.5 memory tagging feature and ARMv8.2 TTS2UXN, Raspberry Pi boards now support the USB controller, and other Arm improvements.
- Support for two Loongson 3A CPUs while improving the MIPS performance in general with this QEMU update.
- The ability to select POWER10 as a machine type on the IBM PowerPC front.
- Expanded support for AVR CPUs.
- A wide variety of RISC-V improvements including support for the SiFive E34, Ibex CPU, HiFive1 Rev B, OpenTitan, and a variety of RISC-V architectural additions.
- Support for protected virtualization / secure extension on IBM s390- with a z16 or Linux One III and using Linux 5.7+ with KVM.
- Various crypto improvements.
- Support for Zstd compression for QCOW2 images when using compress_type=zstd as a creation option.
The tentative list of QEMU 5.1 changes can be found in full via the project wiki. The latest stable and development releases of this open-source processor emulator can be downloaded at QEMU.org.