Intel Updates Alder Lake P Scheduler Model For LLVM/Clang

Written by Michael Larabel in LLVM on 1 March 2023 at 08:29 AM EST. Add A Comment
An updated scheduler model for Intel Alder Lake P processors has been merged into the LLVM compiler after finding some differences compared to Intel's documentation/guidance.

Intel engineer Haohai Wen updated the Alder Lake P model for the LLVM compiler after finding some differences. Wen explained in the commit:
"The previous Alderlake P-Core model prefer data from than intel doc. Some measures latency from is larger than real latency. e.g. addpd latency is 3 in while 2 in intel doc. This patch adjust the priority of those two data source so that intel doc is more preferable."

So for those with Intel Alder Lake (and Raptor Lake) laptops, this is good news having more accurate details in the scheduler model for those tuning their compiled binaries for their hardware.

Alder Lake P laptop

See this commit for the Intel ADL-P model tuning.
Related News
About The Author
Michael Larabel

Michael Larabel is the principal author of and founded the site in 2004 with a focus on enriching the Linux hardware experience. Michael has written more than 20,000 articles covering the state of Linux hardware support, Linux performance, graphics drivers, and other topics. Michael is also the lead developer of the Phoronix Test Suite, Phoromatic, and automated benchmarking software. He can be followed via Twitter, LinkedIn, or contacted via

Popular News This Week