Originally posted by coder
View Post
Announcement
Collapse
No announcement yet.
GCC To Begin Implementing MMX Intrinsics With SSE Instructions
Collapse
X
-
Originally posted by hotaru View Postwith this change, a new recompile would automatically upgrade that code to SSE, likely improving performance.
It's a nice feature. Back when I read about Skylake's reduced MMX throughput, I wondered whether something like this might already exist.
Comment
-
Originally posted by atomsymbolI think a good argument is that if it was AMD/Intel's intention to trap and software emulate MMX/387 instructions in new CPUs they would have already done so years ago.
Originally posted by atomsymbolThere is no financial advantage to removing MMX/387 from CPUs today.
387/MMX are a piece of IP that isn't evolving much and has low maintenance cost.
Originally posted by atomsymbolThey are relatively efficient in my opinion. x87 FPU did not receive 128/256-bit vector registers which would make it able to compete with SSE/AVX in terms of performance.
- Likes 1
Comment
-
Originally posted by Veto View PostStrange argument: They can't do it now, because they would then have done it years ago?! Remember that it takes a long time for software to stop using a feature - even when deprecated and crippled. But you can argue that the best point in time would be to have left it out of AMD64 from the start...
Originally posted by Veto View PostAs you can read in another comment, x87 will run at half speed of SSE on modern processorsLast edited by coder; 03 February 2019, 02:21 PM.
Comment
-
-
Originally posted by coder View PostNo, because AMD didn't implement SSE2 in its first AMD64 CPUs. So, they'd have dropped MMX and replaced it with... ?
- Likes 3
Comment
-
Originally posted by coder View PostNo, because AMD didn't implement SSE2 in its first AMD64 CPUs.
from what I've been able to find, the earliest AMD64 processors were the Opteron 240, 242, and 244, which do support SSE2: https://en.wikipedia.org/wiki/List_o...mmer"_(130_nm)
Comment
-
-
Originally posted by hreindl View Postwell, than simply don't say "No, because AMD didn't implement SSE2 in its first AMD64 CPUs" when you haven't your facts straight
there are also Intel Celeron CPU's without AMD64 support after they had released the first ones already
You won, dude. I mis-remembered. It happens. Now, go eat a cookie or something.
Comment
-
Originally posted by carewolf View Post
No, they don't use turbo in AVX mode, the AVX mode is the opposite of turbo mode, it changes the clock frequency BELOW the base number.
- Likes 1
Comment
Comment