Originally posted by cklein
View Post
Announcement
Collapse
No announcement yet.
More Radeon Power Management Improvements
Collapse
X
-
@agd5f: Hey Alex, is the new power_state sysfs attribute supposed to work like that? You only seem to be able to select power state WITH clock entry, and not just the power state and letting the driver do dynamic pm with the clock entries of the state.
What about allowing echoing just "x" (without the ".y") part into power_state, selecting the state?
Comment
-
Originally posted by agd5f View PostThe gui idle interrupt can be re-enabled for r6xx+; it works fine on those chips. Just older ones seem to be problematic. I just disabled it for testing on everything for testing. We should just switch to waiting on a fence. That will work on all asics.
The driver is supposed to switch to an appropriate power mode depending on the number of monitors attached, but there are likely still bugs in that area.
Comment
-
Originally posted by LiquidAcid View Post@agd5f: Hey Alex, is the new power_state sysfs attribute supposed to work like that? You only seem to be able to select power state WITH clock entry, and not just the power state and letting the driver do dynamic pm with the clock entries of the state.
What about allowing echoing just "x" (without the ".y") part into power_state, selecting the state?
Either way, being able to set only the power state for dynamic power level choosing, would be great!
Comment
-
looks like flickering is caused by memory reclocking
when i go (manualy) 3.0 to 3.2 - no flickers
[ 0.492679] [drm] State 1 Performance
[ 0.492679] [drm] 16 PCIE Lanes
[ 0.492680] [drm] Single display only
[ 0.492681] [drm] 3 Clock Mode(s)
[ 0.492682] [drm] 0 engine/memory: 500000/750000
[ 0.492683] [drm] 1 engine/memory: 500000/750000
[ 0.492684] [drm] 2 engine/memory: 625000/993000
[ 0.492685] [drm] State 2
[ 0.492686] [drm] 16 PCIE Lanes
[ 0.492687] [drm] 3 Clock Mode(s)
[ 0.492688] [drm] 0 engine/memory: 625000/993000
[ 0.492689] [drm] 1 engine/memory: 625000/993000
[ 0.492690] [drm] 2 engine/memory: 625000/993000
[ 0.492691] [drm] State 3 Performance
[ 0.492692] [drm] 16 PCIE Lanes
[ 0.492693] [drm] 3 Clock Mode(s)
[ 0.492694] [drm] 0 engine/memory: 500000/993000
[ 0.492695] [drm] 1 engine/memory: 500000/993000
[ 0.492696] [drm] 2 engine/memory: 625000/993000
Comment
Comment