5-Level Paging Work Heads Into Linux 4.12
Written by Michael Larabel in Intel on 3 May 2017 at 11:35 AM EDT. 11 Comments
INTEL --
More of Intel's enablement work for supporting five-level paging is being sent into the Linux 4.12 kernel.

Five-level paging is supported by future Intel hardware and is about raising the physical and virtual address space for Intel Linux systems. Right now Linux x86_64 is limited to 256 TiB of virtual address space and 64 TiB of physical address space. With 5-level paging, the virtual address space goes up to a 128 PiB limit and the physical address space can be 4 PiB.

Yes, that's a heck of a lot of memory, but some Intel Linux customers have already been running against these limitations, thus necessitating the paging changes. With the x86/mm work for Linux 4.12 is more of the enablement work.

The x86/mm pull also has a number of fixes, Intel MPX fixes/enhancements, and other x86 memory alterations. More details on 5-level paging via this earlier article.
About The Author
Author picture

Michael Larabel is the principal author of Phoronix.com and founded the site in 2004 with a focus on enriching the Linux hardware experience. Michael has written more than 10,000 articles covering the state of Linux hardware support, Linux performance, graphics drivers, and other topics. Michael is also the lead developer of the Phoronix Test Suite, Phoromatic, and OpenBenchmarking.org automated benchmarking software. He can be followed via Twitter or contacted via MichaelLarabel.com.

Related Intel News
Popular News