Announcement

Collapse
No announcement yet.

SiFive Begins Adding RISC-V "Bullet" Microarchitecture Code To LLVM

Collapse
X
 
  • Filter
  • Time
  • Show
Clear All
new posts

  • SiFive Begins Adding RISC-V "Bullet" Microarchitecture Code To LLVM

    Phoronix: SiFive Begins Adding RISC-V "Bullet" Microarchitecture Code To LLVM

    On Friday night patches began to appear for "RISC-V Bullet" in the LLVM compiler code-base...

    http://www.phoronix.com/scan.php?pag...et-LLVM-Starts
Working...
X