I think it may have also been interested to enable the cores together in modules

rather than separately 1 per module.

That might allow them to share cached data more efficiently between threads?

And I think at lower core counts it could enable more aggressive turbo frequencies.

But this was an interesting test as well.