Originally posted by tildearrow
View Post
Looks like each 8 core chiplet has a 32MB L3 cache, which I'm sure is quite a bit cheaper than the L2/L1, and only 512KB of L2 per core.
Comment