Micro-OPs are not RISC because have no relative roots between them, and because there are not instructions. Actually today’s CISC instructions are very complex and they don't executed at once but in frames in space or time/hz. These frames are decided by the MicroCode of the processor and called Micro-OPs. This is the only way to produce a modern CISC, by lowering the different execution units in a number between 3 and 5 instead of 10-20(impossible), while RISC needs only one (vectors). There are more clever ways like MISC and OISC but these are not for today’s intelligence. Anything I said above is 100% correct, some of you must learn to study first.
No announcement yet.
Fedora Discussion: "ARM Is A Dead End"