Greetings! I have reviewed all open documents and found no mention of the PLL registers, which are responsible for pixelclock. For example EXT1_PPLL_POST_DIV - one of them . They are still under the NDA? But it without them not to setvideomode ... Whether documentation in the future?
No announcement yet.